


# X407UBR SCHEMATIC

## Revision 1.0

### NON CONNECTED STANDBY



(UAR: UMA) (45W) (Power BOM)  
 (UBR: DGPU = Nvidia N16V-GMR1, MX110) (65W) (Power BOM)  
 (UBR: DGPU = Nvidia N16S-GTR, MX130) (65W) (Power BOM)






PAGE	Content
001	Block Diagram
002	System Setting
003	CPU_DISPLAY
004	CPU_DDR4
005	CPU_LPC,SPI,SMB,CLINK
006	CPU_POEMR
008	CPU_MISC,JTAG
009	CPU_CFG,RSVD
010	CPU_POWER_CAP
016	DDR4_SO-DIMM_A_REV
017	DDR4_SO-DIMM_B_STD
018	DDR4_CA_DQ_VOLTAGE
019	DDR4
020	CPU_PCH_CSI2,EMMC
021	CPU_PCH_CGPIO, LPIO, MISC
022	CPU_PCH_AUDIO,SDIO,SDXC
023	CPU_PCH_PCIE,USB,SATA
024	CPU_PCH_CLOCK SIGNALS,RTC
025	CPU_PCH_SYS_POWER
026	CPU_PCH_POEMR,GND
027	CPU_PCH_POEMR,GND
028	PCH-SPI ROM,OTH /DEBUG PORT
029	Silego_Green_CLK_Gen
030	KBC_IT8995E/CX
031	KBC_KB,TP
032	RST_Reset Circuit
036	AUD-ALC3251
037	AUD-HEADPHONE JACK
038	AUD_SPEAKER
042	CardReader Connector
045	eDP Connector
048	HDMI-type D
050	FAN & SENSOR
051	NGFF(KEY-M)_SSD
052	USB 3.0 + 2.0 CONN
053	NGFF(KEY-E)_WLAN
057	DSG_Discharge
058	PRO_Protect
059	Power & WIFI & CAP_LED&LID
060	DC_DC & BAT IN
064	_
065	ME_Conn & Skew Hole
066	_
067	_
068	HDD Connector
069	EMI
070	VGA_nVIDIA_N16V/S_PCIE
071	VGA_nVIDIA_N16V/S_FB-IF
072	VGA_nVIDIA_N16V/S_FB-DDR3
073	VGA_nVIDIA_N16V/S_VDD
074	VGA_nVIDIA_N16V/S_DISPLAY
075	VGA_nVIDIA_N16V/S_ROM,XTAL
076	VGA_nVIDIA_N16V/S_GPIO
077	VGA_nVIDIA_N16V/S_POWER
080	PW_IMVP8 (1) (RT3601BCGQW)
081	PW_IMVP8 (2) (RT3601BCGQW)
083	PW_+1.0VSUS / +1.8VSUS
084	PW_+1.2VS
086	PW_1.35V/+0.675VS (UP9011Q)
087	PW_+3VADSW/+5VSUS (RT8249C)
088	PW_LOAD SWITCH
089	PW_CHARGER(BQ24780)
090	PW_PROTECTION
091	PW_DGPU_2PHASE(RT8815A)



## BLOCK DIAGRAM






# Eletro-X




[illegible]





# X541UV/UA Power-On Sequence Timing Diagram Rev.0.1


Eletro-XTechnical





Eletro-XTechnical

Eletro-X

Eletro-XTechnical




1 +3VA/+3VA\_EC  
(to EC) 2 EC\_RST#  
(EC to power) 3 5VSUS\_ON  
3VA\_DSW\_ON  
+3VA\_DSW/+5VSUS/+12VSUS  
(PCH to EC) 4 ME\_SusPwrDnAck\_R  
(power to EC) 5 3VSUS\_PWRGD  
(EC to PCH) 6 PM\_RSMRST#  
(EC to PCH) 7 AC\_PRESENT  
(to EC) 8 PWR\_SW#  
(EC to PCH) 9 PM\_PWRBTN#  
(PCH to EC) 10 PM\_SLP\_A#  
(PCH to EC) 11 PM\_SUSC#  
12 PM\_SUSB#/SLP\_LAN#  
(PCH to EC) (PCH to power)  
(EC to power) ME\_SLP\_M\_EC#  
(EC to power) 13 SUSC\_EC#  
+1.2V/+2.5V/+3V/+12V/+VCCST  
(EC to power) 14 SUSB\_EC#  
+1.8VS/+3VS/+5VS/+12VS  
+VCCIO/+VccSTG  
VccST/VccPLL  
+VCCSA  
(power to EC) 15 IMVP8\_PWRGD  
16 ALL\_SYSTEM\_PWRGD  
(EC to PCH) 17 PM\_PWROK\_PCH  
(PCH to EC) PCH\_SUS\_STAT#  
(PCH to EC) 18 PLT\_RST#  
+VCCGT  
THERMTRIP#





# +1.0VSUS (RT8248AGQW)

Eletro-XTechnical





# +1.8VSUS [For PCH]






+2.5V





Battery Mode (IMVP8)						
	S0	C3	S3	D33	S4	S5 with USB Charger*
PS_ON	1	-	-	1	0	1
3VADSBW_ON	1	-	-	1	0	0
3VSUS_ON	1	-	-	0	0	0
3VSUS_ON	1	-	-	1	0	1
1.35V_ON	1	-	-	1	0	0
SUSC_EC#	1	-	-	0	0	0
SUSC_EC#	1	-	-	0	0	0











Figure 1: Schematic diagram of the proposed dual-band antenna. The diagram shows two antenna structures, (a) and (b), with their respective dimensions and components. Structure (a) is a dual-band antenna with a total length of 100 mm and a width of 10 mm. It features a feed line, a series inductor, and a series capacitor. Structure (b) is a dual-band antenna with a total length of 100 mm and a width of 10 mm. It features a feed line, a series inductor, and a series capacitor. The diagram also includes a table of dimensions and a list of components.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----




PN	MF#	MP#1	PN	MF#	MP#1	PN	MF#	MP#1	PN	MF#	MP#1	PN
A1	V550	A2	D01	D020	A5	V550	A4	D00	D024	A6		
B1	V050	B2	D05	D027	B5	V050	B4	D05	D026	B6		





	<=40W	<=120W	>=120W
PR8938	25m	10m	5m
	EPC	NB	G

















<b>A</b>	<b>EDP</b>
<b>B</b>	
<b>C</b>	<b>HDMI</b>


Intel Version	ASUS P/N

















BOM

		Project Name <b>X407UA/UV</b>	Rev R1.0
<b>Title :</b> CPU_DISPLAY			
Size Custom	<b>Dept.:</b> ASUS* <b>K COMPUTER INC.</b> <b>Engineer:</b> Brian Chen		
Date: Wednesday, March 07, 2018		Sheet 4	of 102




BOM		Project Name		ev
		<b>X407UA/UV</b>		R1.0
Title : CPU_LPC,SPI,SMB,CLINK				
Size	Dept.:	Engineer:		
Custom	ASUSTeK COMPUTER INC.	Brian Chen		
Date: Wednesday, March 07, 2018		Sheet		6











		Project Name	For
<b>Title :</b> CPU, POWER		X407UA/UV	By
Rev	Dept.: ASUS&K COMPUTER&K INC		Engineer: Brian Chen
Date: Wednesday, March 02, 2016			












20171023 Jack Add XTAL 24M for KBL-R.



	1	0	NOTE
CFG0	NO STALL	STALL	STALL RESET SEQUENCE AFTER PCU PLL LOCK UNTIL DE-ASSERTED
CFG4	DISABLE	ENABLE	eDP ENABLE


BOM

Project Name		ev
ASUS X407UA/UV		R1.0
Title : CPU_CFG,RSVD		
Size Custom	Dept.: ASUStek COMPUTER INC.	Engineer: Brian Chen
Date: Wednesday, March 07, 2018	Sheet	10 of 102












U03011  
A36  
B36  
C38  
D38  
C36  
D36  
A38  
B38  
C31  
D31  
C33  
D33  
A31  
B31  
A33  
B33  
A29  
B29  
C28  
D28  
A27  
B27  
C27  
D27  
SKL-ULT

CSI2_DN0	CSI2_CLKN0
CSI2_DP0	CSI2_CLKP0
CSI2_DN1	CSI2_CLKN1
CSI2_DP1	CSI2_CLKP1
CSI2_DN2	CSI2_CLKN2
CSI2_DP2	CSI2_CLKP2
CSI2_DN3	CSI2_CLKN3
CSI2_DP3	CSI2_CLKP3
CSI2_DN4	CSI2_COMP
CSI2_DP4	GPP_D4/FLASHTRIG
CSI2_DN5	
CSI2_DP5	
CSI2_DN6	
CSI2_DP6	
CSI2_DN7	
CSI2_DP7	
CSI2_DN8	
CSI2_DP8	
CSI2_DN9	
CSI2_DP9	
CSI2_DN10	
CSI2_DN11	
CSI2_DP11	

EMMC
GPP_F13/EMMC_DATA0
GPP_F14/EMMC_DATA1
GPP_F15/EMMC_DATA2
GPP_F16/EMMC_DATA3
GPP_F17/EMMC_DATA4
GPP_F18/EMMC_DATA5
GPP_F19/EMMC_DATA6
GPP_F20/EMMC_DATA7
GPP_F21/EMMC_RCLK
GPP_F22/EMMC_CLK
GPP_F12/EMMC_CMD
EMMC_RCOMP




Eletro-XTechnical




Eletro-X

Eletro-XTechnical



BOM

ASUS		Project Name: Eletro-XTechnical	
		X407UA/UV	
Title :		CPU_PCH_CSI2,EMMC	
Size	Part	CPU_PCH_CSI2,EMMC	









MEM ID			
SEL0 (GPIO18)	SEL1 (GPIO19)	SEL2 (GPIO20)	NOTE
0	0	0	03112-00001000 SAR010G/SA040TIME-IC3B
0	0	1	03112-00000000 SAR010G/SA040TIME-IC3B
0	1	0	
0	1	1	00
1	0	0	03112-00003100 IC3B/SA040TIME-IC3B-IC
1	0	1	03112-00003000 IC3B/SA040TIME-IC3B-IC
1	1	0	03112-00003000 RMTX/R040MEM0-TPC
1	1	1	03112-00010000 RMTX/R040MEM0-TPC



PCB ID (AMIC DMIC SEL)		
PCB_ID0(GPP_D0)	DMIC_ID0(GPP_D10)	NOTE
0	0	AMIC
0	1	DMIC
1	1	







To NV VGA

71

CLK\_P0E\_P0E0\_PCH  
CLK\_P0E\_P0E0\_PCH

SL2424 2  
SL2416 2

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

1

CLK\_P0E\_P0E0\_PCH\_X1  
CLK\_P0E\_P0E0\_PCH\_X1

0.602

20170627 Brian  
Remove SSD PCIE signal group.

CK\_REQ\_P1#  
CK\_REQ\_P2#

CK\_REQ\_P3#  
CK\_REQ\_P4#

CK\_REQ\_P5#  
CK\_REQ\_P6#

CK\_REQ\_P7#  
CK\_REQ\_P8#

CK\_REQ\_P9#  
CK\_REQ\_P10#

CK\_REQ\_P11#  
CK\_REQ\_P12#

CK\_REQ\_P13#  
CK\_REQ\_P14#

CK\_REQ\_P15#  
CK\_REQ\_P16#

CK\_REQ\_P17#  
CK\_REQ\_P18#

CK\_REQ\_P19#  
CK\_REQ\_P20#

CK\_REQ\_P21#  
CK\_REQ\_P22#

CK\_REQ\_P23#  
CK\_REQ\_P24#

CK\_REQ\_P25#  
CK\_REQ\_P26#

CK\_REQ\_P27#  
CK\_REQ\_P28#

CK\_REQ\_P29#  
CK\_REQ\_P30#

CK\_REQ\_P31#  
CK\_REQ\_P32#

CK\_REQ\_P33#  
CK\_REQ\_P34#

CK\_REQ\_P35#  
CK\_REQ\_P36#

CK\_REQ\_P37#  
CK\_REQ\_P38#

CK\_REQ\_P39#  
CK\_REQ\_P40#

CK\_REQ\_P41#  
CK\_REQ\_P42#

CK\_REQ\_P43#  
CK\_REQ\_P44#

CK\_REQ\_P45#  
CK\_REQ\_P46#

CK\_REQ\_P47#  
CK\_REQ\_P48#

CK\_REQ\_P49#  
CK\_REQ\_P50#

CK\_REQ\_P51#  
CK\_REQ\_P52#


CK\_REQ\_P53#  
CK\_REQ\_P54#

CK\_REQ\_P55#  
CK\_REQ\_P56#

CK\_REQ\_P57#  
CK\_REQ\_P58#


CK\_REQ\_P59#  
CK\_REQ\_P60#

CK\_REQ\_P61#  
CK\_REQ\_P62#




KabyLake +3VA\_RTC MAX:3.2V min:3.0V

+V3.3A\_RTC GENERATION




20170629 Brian  
Remove D2401/R2404/R2402 For +3VA\_RTC = 3.2V.


20170627 Brian  
Remove CLK schematic.



change 2.71k ohm 0.5% 接1V check











20170629 Brian  
Remove R2425/R2409 0ohm to SL2425/SL2426 for Non-GCLK.  
20171222 Brian  
Change X2401 07009-00063800 (2\*1.6mm) to 07009-00062000 C2401/C2402 from 6pF to 27pF.




20150119  
Modify to Large Package



20170629 Brian  
Remove R2431/R2432 0ohm to short for Non-GCLK.  
20170720 Brian  
Add R2431/R2432/R2409/R2425 for EMI 黑屏Issue.















BOM		ev
R V		R1.0
Project Name		
ASUS X407UA/UV		
Title : CPU_PCH_POEWR,GND		
Size	Dept.: ASUSTek COMPUTER INC. Engineer: Brian Chen	
B		
Date: Wednesday, March 07, 2018		Sheet 28 of 102




## 2nd PCH SPI




## System Management Interface




## LPC Debug Port








battery embedded (press pwr\_sw 10sec, then reset ec)



<VariantName>

		Title : 32_RST_Reset Circuit	
ASUSTeK COMPUTER INC. NB4		Engineer: Brian Chen	
Size B	Project Name X407UA/UV		Rev R1.0
Date: Wednesday, March 07, 2018		Sheet 33	of 102






## For SO-DIMM (A)

## For SO-DIMM (B)

Eletro-XTechnical



DDR\_VTT\_CTRL:  
System Memory Power Gate Control:  
Disables the platform memory VTT regulator  
in C8 and deeper and S3.  
Ref:544924\_544924\_SkyLake\_EDS\_Vol\_1\_Rev0.9.pdf P.120

## VTT Enable






Table 4-44. SKL U DDR4-/RS-x8 Memory Down Routing Guideline (Sheet 3 of 3)

Signal Group	Register	Layer Route	Reference	Pin Count	Trace Width (mm)	Target Impedance (Ω)	Min Trace Spacing (mm)	Max (mm) Length	Total	W (mm) (No. of Layers)	Notes
DDR4	Signal Group	Signal Group	Signal Group	Signal Group	Signal Group	Signal Group	Signal Group	Signal Group	Signal Group	Signal Group	Signal Group
ACMP01_1	H	H5U/SL/DL	VSS	4	12-15	1.3	1.3	500	500	121	
ACMP01_1	H	H5U/SL/DL	VSS	4	12-15	1.3	1.3	500	500	99.8	
ACMP01_1	H	H5U/SL/DL	VSS	4	12-15	1.3	1.3	500	500	100	




## MUTE CONTROL

20151216  
HDA\_RST#\_SSP\_MCLK 由PCH 發出 (主要控制訊號)  
OP\_SD 由 EC 發出 (For project)




20171020 Brian  
Change R3833 to D3802 for De-pop.

Trace width for  
H\_SPKL+ O/H SPKL- O/H SPKR+ O/H SPKR- OSpeaker  
Speaker : 4 ohm : 40mil ; 8 ohm : 20mil



20171204 Brian  
Change J3802 footprint from wtob\_4p\_49\_2hold\_ra\_ac to  
nbs\_wtob\_4p\_007c .

20170505 不需3W Speaker 改成 short lane









# SD Card Reader

AU4465


	mode	Vin(V)	Iin (mA)	mW
AU4465 (Enable Power saving mode)	Suspend with card	3.3V	0.33	1.1
	Suspend without card	3.3V	0.14	0.46
	Idle with card	3.3V	32.8	108.24
	Idle without card	3.3V	0.14	0.46
Use SanDisk SDHC 8G card (Extreme Pro)	operating	3.3V	119	352.7





20160906 Brian  
Change 0204-00020200 to 12023-00025900



見1C



20160906 Brian  
add 06659-06662  
for SW




Eletro-XTechnical

ASUS	Project Name	Rev
Title: CARD READER CONNECTOR		Rev. 1
Dept: ASUS Computer Inc. Engineer: Brian Chen		
Date: 2016/09/06		Page 1 of 1

Eletro-XTechnical

Eletro-XTechnical



Eletro-X

Figure 4-51. SKL U DDR4/-RS x8 Devices Memory Down V<sub>REF-CA</sub> Overview














Figure 4-49. SKL U DDR4/-RS SODIMM V<sub>REF-CA</sub> Overview



All Vref trace must be 20 mils width








Only 3V Torrence

GPB[0,1,2,3,4,5,6]  
GPC[3,4,5,6,7]  
GPD[0,4,6,7]  
GPE[4]  
GPF[6,7]  
GPI[7]  
GPI[0:7]  
GPJ[0:7]







Can be adjusted to  
Open-Drain for port:

GPA0~GPA3  
GPB0~GPB7  
GPD0~GPD7  
GPE0~GPE7  
GPF0~GPF7  
GPD0~GPH6  
GPH0~GPH5

EC Require



ITE Version	ASUS P/N
IT8995E/AX	06037-00050400
IT8995E-128/CX	06037-00050510









# HDMI type-A

Eletro-XTechnical


x1.2 對GND電容,修改為GS電容預留

Close to CONNECTOR


Near CON J4801



Eletro-X



## DC FAN Control



20160316 換回X540LJ

## 5.3 Address Setting

NCT7717U I2C/SMBus address is 1001000xb (x is R/W bit).

## 5.6 ALERT# point hardware power-on setting (TBD)

The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin :


PULL-UP RESISTOR		TEMPERATURE (℃)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110







Route CPU\_THRM\_DA , CPU\_THRM\_DC and on the same layer

-----OTHER SIGNALS  
10 mils  
=====GND  
10 mils  
=====H\_THERMDA(10 mils)  
10 mils  
=====H\_THERMDC(10 mils)  
10 mils  
=====GND  
10 mils  
-----OTHER SIGNALS  
Avoid FSB,Power

<Variant Name>

<b>ASUS</b>		<b>Title :</b> 50_FAN_Thermal Sensor	
ASUSTeK COMPUTER INC. NB3		<b>Engineer:</b> Brian Chen	
Size B	Project Name X407UA/UV	Rev R1.0	
Date: Wednesday, March 07, 2018		Sheet	51 of 102







36.3.3.4  
AC Capacitor Dependent Guidelines for M.2 SSD Storage Mounting on SATA  
/ PCIe Express® MultiBoard Parts  
The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe multi-board parts.  
Note: When SATA and PCIe are present, please make sure to use SATA when installing SATA. Do not mix SATA and PCIe signals. SATA and PCIe signals are not supported when SATA and PCIe are present.

Table 36-3: SATA / PCIe Express® Uses 2 and Use 3 Capacitor Values



Condition	PCI Express® SATA Mode	SATA Mode	PCI Express® SATA Mode	PCI Express® SATA Mode
Condition 1	100T-11 Dean	100T-11 Dean	100T-11 Dean	100T-11 Dean
Condition 2	100T-11 Dean	100T-11 Dean	100T-11 Dean	100T-11 Dean
Condition 3	100T-11 Dean	100T-11 Dean	100T-11 Dean	100T-11 Dean




# USB3.0 port 0 Power SW for Power Protect





# USB3.0 Port 0




# USB2.0 port 2 Power SW for Power Protect




# USB2.0 Port 2





# USB 2.0 ESD-Protection



# USB3.0 ESD-Protection






0309-11 Dean cost check keypart list上的WLAN均需+1.5V的需求  
=> unstuff C5304, C5305










2017/05/11 BT/WLAN ON OFF Follow X452UQ PR

2017/05/11 Modify R5309 to Shortland S15309

20170704 Brian  
Change J5301 from 12003-00076900 to 12003-00074600







To solve the background noise while combjack connecting to an active speaker and system entry into 53/54/55 without analog power

# Universal Jack (Normal open type)

Item 12.  
3 pole headset jack normal  
open type for project demand.




R1.4. Item 13.  
Recommend the HP damping resistance 56 ohm for CB certification.  
Depend on your project, you can change the resistance value to meet CB certification  
(under 150mV), best choice is between 140mV-150mV section.

2015/09/24  
R2.0 R3709, R3709 change from 51 to 62  
Ohm for 音質測試

20151209 X541UV 更換PORT

R0.93. Item 3.  
Realtek suggest PCB trace width of RING2 & SLEEVE at least 40 mils.

Global Headset  
Normal Open  
Supported iPhone/Nokia headset, headphone



## CITA: 國際標準

Apple iPhone/HTC/小米的 Phone Jack 定義:

Apple	iPad (Stereo)	iPod (Stereo)	iPhone (Mic)	iPod (AV)
1. Tip	Left channel	Left channel	Left channel	Left channel
2. Ring1	Right channel	Right channel	Right channel	Right channel
3. Ring2	-	-	Ground	Ground
4. Sleeve	Ground	Ground	Mic	Video

## OMTP: 國家標準


Nokia Type 的 Phone Jack 定義:

Standard	Mono	Stereo	Stereo + Mic	Audio + Video
1. Tip	Left channel	Left channel	Left channel	Left channel
2. Ring1	-	Right channel	Right channel	Video
3. Ring2	-	-	Mic	Ground
4. Sleeve	Ground	Ground	Ground	Right channel




## 耳機pop noise mute線路

### MUTE CONTROL



## MUTE CONTROL




Eletro-XTechnical

# Eletro-X


Eletro-XTechnical

BOM	Project Name
ASUS X407UA/UV	
Title : IO Board-Audio Jack	
Size	Dept.: ASUS&K COMPUTER INC Engineer: Brian Chen
C	



31.46,78.89

SUBB\_EC#



2017 05/10 for X506 SR  
All of discharge circuit has been changed to @


20151127 X5410V DEL +1.8VS

78

dGPU\_PWR\_DSG#

78


dGPU\_PWR\_15#



4/20 Stuff R5710 and R5711



31.89

SUBC\_EC#



20130119 Pull: Add +3V discharg

20151130 X5410V DEL +5V




UX303C1 0616

PS\_ON

31.88




5VSUS\_ON



UX303 1015




31.84.89

VSUS\_ON







11.32




ASUS		Title : H-PRO-4 8000 8.00 1.00	
Engineer: Brian Chen			
Rev	Rev	Rev	Rev
1	1	1	1
X407UA/0V			
2017.06.29			









## Battery Connector





Pin Seq.	Name	Description	Remark
1	P+	Battery pack positive terminal	Output voltage
2	P+	Battery pack positive terminal	Output voltage
3	NC		
4	EN#	External charge & discharge Mosfet control pin.	SYSTEM Connection to GND for charge & discharge (Enable Function)
5	SMBC	Serial clock input	SMBC
6	SMBD	Serial data input	SMBD
7	NC		
8	P-	Battery pack negative terminal	GND
9	P-	Battery pack negative terminal	GND








0805 SL 拉40 mil trace = 1A  
for power consumption



BOM

Project Name		Rev
ASUS X407UA/UV		R1.0
Title : B TO B CONNECTOR		
Size	Dept.: ASUS&k COMPUTER INC. Engineer: Brian Chen	
B		
Date: Wednesday, March 07, 2018	Sheet	69 of 102






















Table 12-1. GB2B-64 and GB4B-128 GPIO Description



Pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_AOH1	I	FB Clamp monitor for GC6 1.0	10K pull-down to GND
	OC6_FB_EN	O	FB Enable for GC6 2.0	10K pull-down to GND
GPIO1	MEM_VDD_CTL	O	Memory VDD VIO	MEM_VDD: pull-up to 3V3_AOH or pull-down to GND to not boot FB VDD/VQ voltage
GPIO2	LCD_PL_PWA	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO3	LCD_VCC	O	Panel Power Enable	LCD_VCC: 100K pull-down
GPIO4	LCD_REN	O	Panel Backlight Enable	100K pull-down
GPIO5	3V3_MAIN_EN	O	GPU power sequencing	10K pull-up to 3V3_AOH
GPIO6	FB_CLAMP_TGL_REQ	O	Clamp/boost request for GC6 1.0	10K pull-up to system 3.3V
	GPU_EVENT#	I	GPU wake signal for GC6 2.0	10K pull-up to 3V3_AOH
GPIO7	3D_Vision	O	3D Vision L/R signal	100K pull-down
GPIO8	SYS_PEX_RST_MON#	I/O	System side PCIe reset monitor	10K pull-up to 3V3_AOH
GPIO9	ALERT	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AOH
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	PWA_VIO	O	GPU Core VDD PWM control signal	10K pull-up to 3V3_AOH
GPIO12	PWR_LEVEL	I	AC power detect or power supply overdraw input	100K pull-up to 3V3_AOH to enable two phase.
GPIO13	PSI	O	Phase Shedding	10K pull-up to 3V3_AOH to enable two phase.
GPIO14	HPD_A	I	Hot Plug Detect for HPFA used as DisplayPort or for HPFA6 when used as Dual Link DVI	See Figure 12-1
GPIO15	HPD_C	I	Hot Plug Detect for HPFC	See Figure 12-1
GPIO16	RESERVED			
GPIO17	HPD_D	I	Hot Plug Detect for HPFD	See Figure 12-1
GPIO18	HPD_E	I	Hot Plug Detect for HPFE	See Figure 12-1
GPIO19	HPD_F or HPD_B	I	Hot Plug Detect for HPFF or for HPFB when used as DisplayPort	See Figure 12-1
GPIO20	Reserved			
GPIO21	GPU_PEX_RST_HOLD#	O	GPU PCIe reset control	10K pull-up to 3V3_AOH
OVERT	OVERT	O	Active Low Thermal Catastrophic Over Temperature	10K pull-up to 3V3_AOH








State	Pin7(S3)	Pin8(S5)	VDDQ	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	OFF(HI-Z)
S4/S5	0	0	OFF (Discharge)	OFF (Discharge)	OFF (Discharge)

+FBVDDQ  
[For FRAM]
$$I_{\max} = 12\text{A}$$




OCP = 13A


+FBVDDQ

PT930\* 請放置 PU9301旁;並請放置Trace 上!



<Variant Name>





		Project Name <b>X540UVK</b>		Rev <b>RO.1</b>
<b>Title : PW +FBVDDQ</b>				
Size Custom	Dept.: <b>NB Power Team</b>		Engineer:	
Tues, Wednes, Thurs, Fri, Sat			Sheet	














31,33,58



31,58,84




59




	Config A	Config B	Config C	Config D
R1 (kR)	39	20	39	27
R2 (kR)	39	20	30	7.5
R3 (kR)	1.5	2	3	0
R4 (kR)	30	18	24	6.2
R5 (kR)	1.5	0	3	1.74
C (nF)	1.5	2.7	1.8	5.6






## EMI CAP






## DDR4 CAPs












## Gasket

SOM

		Project Name			
		X4070A/JV			
Title :		EMI			
Size	Dept.: ASUS/TEK COMPUTER INC. Engineer: Brian Chen				
C	Date: Wednesday, March 07 2018		Sheet	70	of 102















Table 4-2. System Memory Interface Guideline Terminology and Descriptions

SKL Processor and Memory Type	SKL H			
	DDR4/-RS SO-DIMM+ECC	DDR4/-RS SO-DIMM no ECC	DDR4/-RS Memory Down	LPDDR3 Memory Down
Signal Group Details				
Clock (CLK)	CKN[3:0], CKP[3:0]	CKN[3:0], CKP[3:0]	CKN[1:0], CKP[1:0]	CKP[1:0], CKN[1:0]
Control (CTRL)	CS#[3:0], ODT[3:0]	CS#[3:0], ODT[3:0]	CS#[1:0], ODT[1:0]	CS#[1:0], ODT[0]
Clock Enable (CKE)	CKE[3:0]	CKE[3:0]	CKE[1:0]	CKE[3:0]
Command (CMD)	MA[16:0], BG[1:0], BA[1:0], ACT#, PAR	MA[16:0], BG[1:0], BA[1:0],ACT#, PAR	MA[16:0], BG[1:0], BA[1:0], ACT#, PAR	CAA[9:0], CAB[9:0]
Strobe	DQSP[7:0], DQSN[7:0]	DQSP[7:0], DQSN[7:0]	DQSP[7:0], DQSN[7:0]	DQS[7:0], DQS#[7:0]
ECC strobe	DQSP[8], DQSN[8]	N/A	N/A	N/A
Data	DQ[63:0]	DQ[63:0]	DQ[63:0]	DQ[63:0]
ECC Data	DQ[71:64]	N/A	N/A	N/A
Alert	ALERT#	ALERT#	ALERT#	N/A
Reset	DRAM_RESET#	DRAM_RESET#	DRAM_RESET#	N/A
RCOMP	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]

<Variant Name>			
		Title : DDR4_TERMINATION_A	
		Engineer: Brian Chen	
Size	ProjectName		Rev
C	X407UA/UV		R1.0
Date: Wednesday, March 07, 2018		Sheet 14 of 102	



PCB_TRACE_GPIO	Use As	Signal Name	Default Status	N/A Exit Pull up / down	Power
GPP_00	NatVnV	RC_1M0		EXT PU 10K	+3VB
GPP_A1	NatVnV	LPC_A00			
GPP_A2	NatVnV	LPC_A01			
GPP_A3	NatVnV	LPC_A02			
GPP_A4	NatVnV	LPC_A03			
GPP_A5	NatVnV	LPC_FRAME#			
GPP_A6	NatVnV	INT_SRRIRQ		EXT PU 10K	+3VB
GPP_A7	GPO	N/A			
GPP_A8	NatVnV	PC_CLKB0#		EXT PU 2.2K	+3VB
GPP_A9	NatVnV	CLK_KBCPC1_PCH			
GPP_A10	NatVnV	CLK_USB0G			
GPP_A11	GPO	N/A	需確認是否有 Wakeup 功能		
GPP_A12	GPO	N/A			
GPP_A13	NatVnV	GPIOB0#		EXT PU 10K	+3VB0B
GPP_A14	NatVnV	PCH_RST_STAT#			
GPP_A15	NatVnV	PCH_BURST#			
GPP_A16	GPO	N/A (RD_1PB_SEL)			
GPP_A17	GPO	N/A (RD_FWB_EN#)			
GPP_A18	GPO	N/A			
GPP_A19	GPO	N/A			
GPP_A20	GPO	N/A			
GPP_A21	GPO	N/A			
GPP_A22	GPO	N/A			
GPP_A23	GPO	N/A			
GPP_B0	NatVnV	N/A (DCCPRM_VDD0)		EXT PU 10K	+3VB
GPP_B1	NatVnV	N/A (DCCPRM_VID1)		EXT PU 10K	+3VB
GPP_B2	GPO	N/A			
GPP_B3	GPO	N/A			
GPP_B4	GPO	N/A			
GPP_B5	NatVnV	CK_REQ_P0#	DGPO	EXT PU 10K	+3VB
GPP_B6	NatVnV	CK_REQ_P1#		EXT PU 10K	+3VB
GPP_B7	NatVnV	CK_REQ_P2#		EXT PU 10K	+3VB
GPP_B8	NatVnV	CK_REQ_P3#		EXT PU 10K	+3VB
GPP_B9	NatVnV	CK_REQ_P4#	GLAN	EXT PU 10K	+3VB
GPP_B10	NatVnV	CK_REQ_P5#	WLAN	EXT PU 10K	+3VB
GPP_B11	NatVnV	MBRV_PWREN (N/A)		EXT PU 20K	+3VB0B
GPP_B12	NatVnV	PCH_RLP_D0#			
GPP_B13	NatVnV	PL2_RST#			
GPP_B14	GPO	PCH_GPPB14			
GPP_B15	GPO	N/A (GPP10_CS_N#)			
GPP_B16	GPO	N/A (GPP10_CLK_N)			
GPP_B17	GPO	N/A (GPP10_MISO_N)			
GPP_B18	GPO	N/A (PCH_GPPB18)			
GPP_B19	GPO	BT_ONOFF#			
GPP_B20	GPO	GPO_PWREN#		EXT PU 10K	+3VB0B
GPP_B21	GPI	DGPO_FB_CLAMP_GPIO		PU at DGPO	
GPP_B22	GPO	PCH_GPPB22			
GPP_B23	NatVnV	SMGLALER#		EXT PU 100K	+3VB0B
GPP_C0	NatVnV	SB0_CK		EXT PU 2.2K	+3VB0B
GPP_C1	NatVnV	SB0_DATA		EXT PU 2.2K	+3VB0B
GPP_C2	GPO	SB0_CS		EXT PU 2.2K	+3VB0B
GPP_C3	GPO	SB0L0_CK		EXT PU 2.2K	+3VB0B
GPP_C4	GPO	SB0L0_DATA		EXT PU 2.2K	+3VB0B
GPP_C5	GPO	GPP_CS		EXT PU 2.2K	+3VB0B
GPP_C6	GPO	SB0L0_CK		EXT PU 2.2K	+3VB0B
GPP_C7	GPO	SB0L1_DATA		EXT PU 2.2K	+3VB0B
GPP_C8	GPO	N/A (PCH_GPPC8)			
GPP_C9	GPO	N/A (PCH_GPPC9)			
GPP_C10	GPO	N/A (PCH_GPPC10)			
GPP_C11	GPO	N/A (PCH_GPPC11)			
GPP_C12	GPO	D10M_SEL0		EXT PU 10K	+3VB0B
GPP_C13	GPO	D10M_SEL1		EXT PU 10K	+3VB0B
GPP_C14	GPO	D10M_SEL2	UART1_CTS#	EXT PU 10K	+3VB0B
GPP_C15	GPO	FP_RST# GPIO	UART1_CTS#	EXT PU 10K	+3VB0B
GPP_C16	GPO	ADAC_ANALOG_IN0 (N/A)			
GPP_C17	GPO	N/A (ALS_INT0)			
GPP_C18	NatVnV	I2C1_SDA_PCH_PAD		PU 4.7K	+3VB0B
GPP_C19	NatVnV	I2C1_SCL_PCH_PAD		PU 4.7K	+3VB0B
GPP_C20	GPI	DGPO_PMR0K		EXT PU 10K	+3VB0B PU at DGPO
GPP_C21	GPO	GPO_RST#		EXT PU 10K	+3VB
GPP_C22	GPO	DGPO_PMR_0M		EXT PU 10K	+3VB0B
GPP_C23	GPO	TPanel_INT#		EXT PU 10K	+3VB
GPP_D0	GPO	N/A			
GPP_D1	GPO	N/A			
GPP_D2	GPO	N/A			
GPP_D3	GPO	N/A			
GPP_D4	GPI	GPIO (INT_ASM1142 (N/A))			
GPP_D5	GPO	SATA_00D_PWR02		EXT PU 10K	+3VB
GPP_D6	GPI	SATA_00D_DA#		EXT PU 10K	+3VB
GPP_D7	GPO	N/A			
GPP_D8	GPO	N/A			
GPP_D9	GPI	PCH_ID0		EXT PU 10K	
GPP_D10	GPI	DMIC_ID		EXT PU 10K	
GPP_D11	GPI	TOUCHPAD_ID		EXT PU 10K	
GPP_D12	GPI	TOUCH_PANEL_ID		EXT PU 10K	
GPP_D13	GPI	TOUCHPAD_INT0#		EXT PU 10K	+3VB
GPP_D14	GPO	WLAN_LED_N			
GPP_D15	GPO	SMR0_R0B_PWREN			
GPP_D16	GPI	FP_INT#	UART0_CTS#		
GPP_D17	GPO	N/A			
GPP_D18	GPO	N/A			
GPP_D19	GPO	(N/A) DMIC_CLK_PCH			
GPP_D20	GPO	(N/A) DMIC_DATA_PCH			
GPP_D21	GPO	N/A			
GPP_D22	GPO	N/A			

PCB_TRACE_GPIO	Use As	Signal Name	Power or Default Status	N/A Exit Pull up / down	Power
GPP_D23	GPO	N/A			
GPP_E0	GPO	DIRECT_SATA_INTERRUPT_#		EXT PU 10K	+3VB
GPP_E1	GPO	SATA_00D_PMR02_#		EXT PU 10K	+3VB
GPP_E2	GPO	SATA_00D_RST#		EXT PU 10K	+3VB
GPP_E3	GPO	N/A			
GPP_E4	GPO	SATA_DEV0P			
GPP_E5	GPO	SATA_DEV0P_INTERRUPT			
GPP_E6	GPO	SATA_DEV0P			
GPP_E7	GPO	N/A			
GPP_E8	NATIVE	PCH_SATA_LED0		EXT PU 10K	+3VB
GPP_E9	NATIVE	USB_OC_1_P_P_R		EXT PU 10K	+3VB0B
GPP_E10	GPI	USB_OC_1_P_P		EXT PU 10K	+3VB0B
GPP_E11	GPI	USB_OC_1_P_P		EXT PU 10K	+3VB0B
GPP_E12	GPI	USB_OC_1_P_P		EXT PU 10K	+3VB0B
GPP_E13	GPO	N/A		EXT PU 100K	PU at 10K GPO
GPP_E14	NATIVE	IRMT_RST		EXT PU 1M	+3VB PU at 10K
GPP_E15	GPO	EXT_RST#		EXT PU 10K	+3VB
GPP_E16	GPI	EXT_RST#		EXT PU 10K	+3VB
GPP_E17	NATIVE	EXT_RST_STAT#		EXT PU 10K	PU at 10K GPO
GPP_E18	GPO	IRMT_RST_PCH			
GPP_E19	GPO	IRMT_RST_PCH		EXT PU 10K	+3VB
GPP_E20	NATIVE	IRMT_RST_PCH		EXT PU 2.2K	+3VB PU at 10K
GPP_E21	NATIVE	IRMT_RST_PCH		EXT PU 2.2K	+3VB PU at 10K
GPP_E22	GPO	N/A			
GPP_E23	GPO	N/A			
GPP_F0	GPO	N/A			
GPP_F1	GPO	N/A			
GPP_F2	GPO	N/A			
GPP_F3	GPO	N/A			
GPP_F4	GPO	N/A			
GPP_F5	GPO	N/A			
GPP_F6	GPO	N/A			
GPP_F7	GPO	N/A			
GPP_F8	GPO	N/A			
GPP_F9	GPO	N/A			
GPP_F10	GPO	N/A			
GPP_F11	GPO	N/A			
GPP_F12	GPO	N/A			
GPP_F13	GPO	N/A			
GPP_F14	GPO	N/A			
GPP_F15	GPO	N/A			
GPP_F16	GPO	N/A			
GPP_F17	GPO	N/A			
GPP_F18	GPO	N/A			
GPP_F19	GPO	N/A			
GPP_F20	GPO	N/A			
GPP_F21	GPO	N/A			
GPP_F22	GPO	N/A			
GPP_F23	GPO	N/A			
GPP_G0	GPO	N/A (HDD0_CS0)			
GPP_G1	GPO	N/A (HDD0_CS1)			
GPP_G2	GPO	N/A (HDD0_CS1)			
GPP_G3	GPO	N/A (HDD0_CS1)			
GPP_G4	GPO	N/A (HDD0_CS1)			
GPP_G5	GPO	N/A (HDD0_CS1)			
GPP_G6	GPO	N/A (HDD0_CS1)			
GPP_G7	GPO	N/A (HDD0_CS1)			
GPP_G8	NATIVE	IRMT_RST_PCH		EXT PU 10K	+3VB_G8
GPP_G9	NATIVE	IRMT_RST_PCH		EXT PU 100K	+3VB_G9
GPP_G10	GPO	IRMT_RST_PCH		EXT PU 10K	+3VB_G10
GPP_G11	NATIVE	IRMT_RST_PCH		EXT PU 100K	PU at 10K
GPP_G12	NATIVE	IRMT_RST_PCH		EXT PU 100K	PU at 10K
GPP_G13	NATIVE	IRMT_RST_PCH			
GPP_G14	NATIVE	IRMT_RST_PCH			
GPP_G15	NATIVE	IRMT_RST_PCH			
GPP_G16	NATIVE	IRMT_RST_PCH			
GPP_G17	NATIVE	IRMT_RST_PCH			
GPP_G18	GPO	N/A (HDD0_CS1)		EXT PU 1K	
GPP_G19	GPO	N/A (HDD0_CS1)			
GPP_G20	GPO	N/A (HDD0_CS1)			
GPP_G21	GPO	N/A (HDD0_CS1)			
GPP_G22	GPO	N/A (HDD0_CS1)			
GPP_G23	GPO	N/A (HDD0_CS1)			
GPP_G24	GPO	N/A (HDD0_CS1)			
GPP_G25	GPO	N/A (HDD0_CS1)			
GPP_G26	GPO	N/A (HDD0_CS1)			
GPP_G27	GPO	N/A (HDD0_CS1)			
GPP_G28	NATIVE	IRMT_RST_PCH		EXT PU 10K	+3VB_G28
GPP_G29	NATIVE	IRMT_RST_PCH		EXT PU 100K	+3VB_G29
GPP_G30	GPO	IRMT_RST_PCH		EXT PU 10K	+3VB_G30
GPP_G31	NATIVE	IRMT_RST_PCH		EXT PU 100K	PU at 10K
GPP_G32	NATIVE	IRMT_RST_PCH		EXT PU 100K	PU at 10K
GPP_G33	NATIVE	IRMT_RST_PCH			
GPP_G34	NATIVE	IRMT_RST_PCH			
GPP_G35	NATIVE	IRMT_RST_PCH			
GPP_G36	NATIVE	IRMT_RST_PCH			
GPP_G37	NATIVE	IRMT_RST_PCH			
GPP_G38	GPO	N/A (HDD0_CS1)		EXT PU 1K	
GPP_G39	GPO	N/A (HDD0_CS1)			
GPP_G40	GPO	N/A (HDD0_CS1)			
GPP_G41	GPO	N/A (HDD0_CS1)			
GPP_G42	GPO	N/A (HDD0_CS1)			
GPP_G43	GPO	N/A (HDD0_CS1)			
GPP_G44	GPO	N/A (HDD0_CS1)			
GPP_G45	GPO	N/A (HDD0_CS1)			
GPP_G46	GPO	N/A (HDD0_CS1)			
GPP_G47	GPO	N/A (HDD0_CS1)			
GPP_G48	GPO	N/A (HDD0_CS1)			
GPP_G49	GPO	N/A (HDD0_CS1)			
GPP_G50	GPO	N/A (HDD0_CS1)			
GPP_G51	GPO	N/A (HDD0_CS1)			
GPP_G52	GPO	N/A (HDD0_CS1)			
GPP_G53	GPO	N/A (HDD0_CS1)			
GPP_G54	GPO	N/A (HDD0_CS1)			
GPP_G55	GPO	N/A (HDD0_CS1)			
GPP_G56	GPO	N/A (HDD0_CS1)			
GPP_G57	GPO	N/A (HDD0_CS1)			
GPP_G58	GPO	N/A (HDD0_CS1)			
GPP_G59	GPO	N/A (HDD0_CS1)			
GPP_G60	GPO	N/A (HDD0_CS1)			
GPP_G61	GPO	N/A (HDD0_CS1)			
GPP_G62	GPO	N/A (HDD0_CS1)			
GPP_G63	GPO	N/A (HDD0_CS1)			
GPP_G64	GPO	N/A (HDD0_CS1)			
GPP_G65	GPO	N/A (HDD0_CS1)			
GPP_G66	GPO	N/A (HDD0_CS1)			
GPP_G67	GPO	N/A (HDD0_CS1)			
GPP_G68	GPO	N/A (HDD0_CS1)			
GPP_G69	GPO	N/A (HDD0_CS1)			
GPP_G70	GPO	N/A (HDD0_CS1)			
GPP_G71	GPO	N/A (HDD0_CS1)			
GPP_G72	GPO	N/A (HDD0_CS1)			
GPP_G73	GPO	N/A (HDD0_CS1)			
GPP_G74	GPO	N/A (HDD0_CS1)			
GPP_G75	GPO	N/A (HDD0_CS1)			
GPP_G76	GPO	N/A (HDD0_CS1)			
GPP_G77	GPO	N/A (HDD0_CS1)			
GPP_G78	GPO	N/A (HDD0_CS1)			
GPP_G79	GPO	N/A (HDD0_CS1)			
GPP_G80	GPO	N/A (HDD0_CS1)			
GPP_G81	GPO	N/A (HDD0_CS1)			
GPP_G82	GPO	N/A (HDD0_CS1)			
GPP_G83	GPO	N/A (HDD0_CS1)			
GPP_G84	GPO	N/A (HDD0_CS1)			
GPP_G85	GPO	N/A (HDD0_CS1)			
GPP_G86	GPO	N/A (HDD0_CS1)			
GPP_G87	GPO	N/A (HDD0_CS1)			
GPP_G88	GPO	N/A (HDD0_CS1)			
GPP_G89	GPO	N/A (HDD0_CS1)			
GPP_G90	GPO	N/A (HDD0_CS1)			
GPP_G91	GPO	N/A (HDD0_CS1)			
GPP_G92	GPO	N/A (HDD0_CS1)			
GPP_G93	GPO	N/A (HDD0_CS1)			
GPP_G94	GPO	N/A (HDD0_CS1)			
GPP_G95	GPO	N/A (HDD0_CS1)			
GPP_G96	GPO	N/A (HDD0_CS1)			
GPP_G97	GPO	N/A (HDD0_CS1)			
GPP_G98	GPO	N/A (HDD0_CS1)			
GPP_G99	GPO	N/A (HDD0_CS1)			
GPP_G100	GPO	N/A (HDD0_CS1)			
GPP_G101	GPO	N/A (HDD0_CS1)			
GPP_G102	GPO	N/A (HDD0_CS1)			
GPP_G103	GPO	N/A (HDD0_CS1)			
GPP_G104	GPO	N/A (HDD0_CS1)			
GPP_G105	GPO	N/A (HDD0_CS1)			
GPP_G106	GPO	N/A (HDD0_CS1)			
GPP_G107	GPO	N/A (HDD0_CS1)			
GPP_G108	GPO	N/A (HDD0_CS1)			
GPP_G109	GPO	N/A (HDD0_CS1)			
GPP_G110	GPO	N/A (HDD0_CS1)			
GPP_G111	GPO	N/A (HDD0_CS1)			
GPP_G112	GPO	N/A (HDD0_CS1)			
GPP_G113	GPO	N/A (HDD0_CS1)			
GPP_G114	GPO	N/A (HDD0_CS1)			
GPP_G115	GPO	N/A (HDD0_CS1)			
GPP_G116	GPO	N/A (HDD0_CS1)			
GPP_G117	GPO	N/A (HDD0_CS1)			
GPP_G118	GPO	N/A (HDD0_CS1)			
GPP_G119	GPO	N/A (HDD0_CS1)			
GPP_G120	GPO	N/A (HDD0_CS1)			
GPP_G121	GPO	N/A (HDD0_CS1)			
GPP_G122	GPO	N/A (HDD0_CS1)			
GPP_G123	GPO	N/A (HDD0_CS1)			
GPP_G124	GPO	N/A (HDD0_CS1)			
GPP_G125	GPO	N/A (HDD0_CS1)			
GPP_G126	GPO	N/A (HDD0_CS1)			
GPP_G127	GPO	N/A (HDD0_CS1)			
GPP_G128	GPO	N/A (HDD0_CS1)			
GPP_G129	GPO	N/A (HDD0_CS1)			
GPP_G130	GPO	N/A (HDD0_CS1)			
GPP_G131	GPO	N/A (HDD0_CS1)			
GPP_G132	GPO	N/A (HDD0_CS1)			
GPP_G133	GPO	N/A (HDD0_CS1)			
GPP_G134	GPO	N/A (HDD0_CS1)			
GPP_G135	GPO	N/A (HDD0_CS1)			
GPP_G136	GPO	N/A (HDD0_CS1)			
GPP_G137	GPO	N/A (HDD0_CS1)			
GPP_G138	GPO	N/A (HDD0_CS1)			
GPP_G139	GPO	N/A (HDD0_CS1)			
GPP_G140	GPO	N/A (HDD0_CS1)			
GPP_G141	GPO	N/A (HDD0_CS1)			
GPP_G142	GPO	N/A (HDD0_CS1)			
GPP_G143	GPO	N/A (HDD0_CS1)			
GPP_G144	GPO	N/A (HDD0_CS1)			
GPP_G145	GPO	N/A (HDD0_CS1)			
GPP_G146	GPO	N/A (HDD0_CS1)			
GPP_G147	GPO	N/A (HDD0_CS1)			
GPP_G148	GPO	N/A (HDD0_CS1)			
GPP_G149	GPO	N/A (HDD0_CS1)			
GPP_G150	GPO	N/A (HDD0_CS1)			
GPP_G151	GPO	N/A (HDD0_CS1)			
GPP_G152	GPO	N/A (HDD0_CS1)			
GPP_G153	GPO	N/A (HDD0_CS1)			
GPP_G154	GPO	N/A (HDD0_CS1)			
GPP_G155	GPO	N/A (HDD0_CS1)			
GPP_G156	GPO	N/A (HDD0_CS1)			
GPP_G157	GPO	N/A (HDD0_CS1)			
GPP_G158	GPO	N/A (HDD0_CS1)			
GPP_G159	GPO	N/A (HDD0_CS1)			
GPP_G160	GPO	N/A (HDD0_CS1)			
GPP_G161	GPO	N/A (HDD0_CS1)			
GPP_G162	GPO	N/A (HDD0_CS1)			
GPP_G163	GPO	N/A (HDD0_CS1)			
GPP_G164	GPO	N/A (HDD0_CS1)			
GPP_G165	GPO	N/A (HDD0_CS1)			
GPP_G166	GPO	N/A (HDD0_CS1)			
GPP_G167	GPO	N/A (HDD0_CS1)			
GPP_G168	GPO	N/A (HDD0_CS1)			
GPP_G169	GPO	N/A (HDD0_CS1)			
GPP_G170	GPO	N/A (HDD0_CS1)			
GPP_G171	GPO	N/A (HDD0_CS1)			
GPP_G172	GPO	N/A (HDD0_CS1)			
GPP_G173	GPO	N/A (HDD0_CS1)			
GPP_G174	GPO	N/A (HDD0_CS1)			
GPP_G175	GPO	N/A (HDD0_CS1)			
GPP_G176	GPO	N/A (HDD0_CS1)			
GPP_G177	GPO	N/A (HDD0_CS1)			
GPP_G178	GPO	N/A (HDD0_CS1)			
GPP_G179	GPO	N/A (HDD0_CS1)			
GPP_G180	GPO	N/A (HDD0_CS1)			
GPP_G181	GPO	N/A (HDD0_CS1)			
GPP_G182	GPO	N/A (HDD0_CS1)			
GPP_G183	GPO	N/A (HDD0_CS1)			
GPP_G184	GPO	N/A (HDD0_CS1)			
GPP_G185	GPO	N/A (HDD0_CS1)			
GPP_G186	GPO	N/A (HDD0_CS1)			
GPP_G187	GPO	N/A (HDD0_CS1)			
GPP_G188	GPO	N/A (HDD0_CS1)			
GPP_G189	GPO	N/A (HDD0_CS1)			
GPP_G190	GPO	N/A (HDD0_CS1)			
GPP_G191	GPO	N/A (HDD0_CS1)			
GPP_G192	GPO	N/A (HDD0_CS1)			
GPP_G193	GPO	N/A (HDD0_CS1)			
GPP_G194	GPO	N/A (HDD0_CS1)			
GPP_G195	GPO	N/A (HDD0_CS1)			
GPP_G196	GPO	N/A (HDD0_CS1)			
GPP_G197	GPO	N/A (HDD0_CS1)			
GPP_G198	GPO	N/A (HDD0_CS1)			
GPP_G199	GPO	N/A (HDD0_CS1)			
GPP_G200	GPO	N/A (HDD0_CS1)			
GPP_G201	GPO	N/A (HDD0_CS1)			
GPP_G202	GPO	N/A (HDD0_CS1)			
GPP_G203	GPO	N/A (HDD0_CS1)			
GPP_G204	GPO	N/A (HDD0_CS1)			
GPP_G205	GPO	N/A (HDD0_CS1)			
GPP_G206	GPO	N/A (HDD0_CS1)			
GPP_G207	GPO	N/A (HDD0_CS1)			
GPP_G208	GPO	N/A (HDD0_CS1)			
GPP_G209	GPO	N/A (HDD0_CS1)			
GPP_G210	GPO	N/A (HDD0_CS1)			
GPP_G211	GPO	N/A (HDD0_CS1)			
GPP_G212	GPO	N/A (HDD0_CS1)			
GPP_G213	GPO	N/A (HDD0_CS1)			
GPP_G214	GPO	N/A (HDD0_CS1)			
GPP_G215	GPO	N/A (HDD0_CS1)			
GPP_G216	GPO	N/A (HDD0_CS1)			
GPP_G217	GPO	N/A (HDD0_CS1)			
GPP_G218	GPO	N/A (HDD0_CS1)			
GPP_G219	GPO	N/A (HDD0_CS1)			
GPP_G220	GPO	N/A (HDD0_CS1)			
GPP_G221	GPO	N/A (HDD0_CS1)			
GPP_G222	GPO	N/A (HDD0_CS1)			
GPP_G223	GPO	N/A (HDD0_CS1)			
GPP_G224	GPO	N/A (HDD0_CS1)			
GPP_G225	GPO	N/A (HDD0_CS1)			
GPP_G226	GPO	N/A (HDD0_CS1)			
GPP_G227	GPO	N/A (HDD0_CS1)			
GPP_G228	GPO	N/A (HDD0_CS1)			
GPP_G229	GPO	N/A (HDD0_CS1)			
GPP_G230	GPO	N/A (HDD0_CS1)			
GPP_G231	GPO	N/A (HDD0_CS1)			
GPP_G232	GPO	N/A (HDD0_CS1)			

